做网站用什么软件知乎,wordpress4.5发布模块,北京市建设工程造价管理协会网站,做网站泊头目录
PDK简介
pdk安装
Standard Cell Library简介
IO Library简介 PDK简介
PDK#xff1a;全称Process Design Kit#xff0c;是工艺设计工具包的缩写#xff0c;是制造和设计之间的沟通桥梁#xff0c;是模拟电路设计的起始点。 具体来说#xff0c;PDK是代工厂(FAB…目录
PDK简介
pdk安装
Standard Cell Library简介
IO Library简介 PDK简介
PDK全称Process Design Kit是工艺设计工具包的缩写是制造和设计之间的沟通桥梁是模拟电路设计的起始点。 具体来说PDK是代工厂(FAB)所创建的用来描述某一制程下工艺细节的文件它主要包括基本器件(Pcell)、模型文件(Model)、技术文件(TechnologyFile)、验证文件(Calibre/Assura)等用来提供给设计公司进行芯片设计设计公司通过使用PDK进行电路设计仿真版图绘制及验证然后将设计好的芯片交给代工厂加工生产代工厂能够基于客户的设计生产芯片保证芯片的预期功能和性能。
以SMIC 0.18um MS and BCD 1.8V/5V/10V/12V/20V/35V/40V PDK工具包为例介绍PDK中的内容以及安装使用。 SPDK018MS_and_BCD_1850100120200350400_OA_CDS_V1.14_REV0_0_CCIQRC.tar介绍
名称含义
SPDK018SMIC开发基于0.18um制程的PDKMS_and_BCD该PDK是用于混合信号(Mixed-Signal)和BCD(bipolar、cmos、dmos电路设计的工艺1850100120200350000该PDK中晶体管支持电压有1.8v、5v、10v、12v、20v、35v、40v的晶体管OA_CDS该PDK支持Cadence的OA平台即IC61以上版本V1.14_REV0_0PDK的开发版本号CCIQRC该PDK支持CALIBREQRC提取寄生参数 pdk安装
1、解压缩SPDK018MS_and_BCD_1850100120200350400_OA_CDS_V1.14_REV0_0_CCIQRC.tar.gz tar -xzvf SPDK018MS_and_BCD_1850100120200350400_OA_CDS_V1.14_REV0_0_CCIQRC.tar.gz 2、解压后得到如下四个文件 README.INSTALL --PDK安装介绍 smic18msbcd_1850100120200350400_oa_cds_v1.14_rev0_0_cciqrc --PDK原始文件 SMIC_OA_CDS_PDK_Install_Guideline_018MS_and_BCD_1850100120200350400_V1.14_REV0_0.pdf --PDK安装介绍pdf档 SMIC_PDK_install --PDK安装脚本 打开smic18msbcd_1850100120200350400_oa_cds_v1.14_rev0_0_cciqrc文件夹 3、smic18msbcd_1850100120200350400_oa_cds_v1.14_rev0_0_cciqrc原始文件介绍
cds.libText file defining Cadence librariessmic18bcdepiSource 0.18um MS and BCD 1.8V/5V/10V/12V/20V/35V/40V PDK Cadence libraryCalibreCalibre DRC / LVS deck after PDK installationCCI_QRCCCI QRC deck after PDK installationCCI_QRC_ALLOriginal Cadence QRC packageDRC_ORIOriginal Calibre DRC deckLVS_ORIOriginal Calibre LVS deckSMIC18_skillUtilityUtility for batch-setting parameter values / LDMOS S/B Connectionmodelsinclude hspice model and spectre modelstreamlayer mappingdocsuser guideline, reference manual and release notedisplay.drfdisplay filetechfile.tfTechnology fileassura_tech.libOriginal Assura tech file
1、PDK安装执行./SMIC_PDK_install ./SMIC_PDK_install 2、PDK安装process选择及确认 3、PDK安装后文件 4、PDK安装后文件介绍smic18_Bulk_1P5M_TM1_MTT2_HRP3k_MIM2_TYP1_oa_cds_v1.14_rev0_0_cciqrc
cds.libText file defining Cadence librariessmic18bcdepi0.18um MS and BCD 1.8V/5V/10V/12V/20V/35V/40V PDK Cadence libraryCalibreCalibre DRC/LVS deckCCI_QRCCCI QRC deckSMIC18_skillUtilityUtility for batch-setting parameter values / LDMOS S/B Connectionmodelsinclude hspice model and spectre modelstreamlayer mappingdocsuser guideline, reference manual and release notedisplay.drfdisplay filetechfile.tfTechnology file
Standard Cell Library简介
SCC018UG_UHD_RVT_V0p4a文件 apl/apache power libraryastro/Astro views,including the antenna information in CLF format,wire track definition,mapping file.cdb/Celtic noise databasecdl/LVS netlistcdn_symbol/adence Symbol for composercelL_listCell list of this librarydoc/Datasheetfastscan/ATPG pattern for fastscangds/GDS databaselef/Tech file of lef Cadence PR library (two files included,with and without antenna information respectively)phy_lib/Physical libraryscc018ug_uhd_rvt_v0p4a.noteRelease notessymbol/synopsys Symbol for design visionverilog/Verilog model for positive/negative timing check and function verificationvoltagestorm/IR drop analysis IO Library简介
SP018MSD5SVP_V0p2文件 apollo/design data for Apollo PR flowdoc/Datasheetibis/IBIS (Input Output Bu er Information Specification) modelCadence PR librarylef/Cadence PR librarypartial_gds/gds data containing all lO cellspartial_lvs/Netlist without internal circuit description and only pin for lvsRelease_Note_V0p2Release notessyn/snopsys synthesis libraryverilog/zero delay model without timing information
